由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
EE版 - A question of a digital design
相关主题
请教两个synchronizer的问题alarm clock天线
问个digital 的面试题 (CDC)how can we achieve 50% duty cycle from a non-50% clock
请教一个verilog codejitter 是咋 involve到max time的公式里面?
问个interview问题问一个面试问题?
问个关于FIFO的问题请问一个clock generator的问题 multi-phase
frequency synthesizer里的PLL和clock recovery里的PLL相比ripple counter question
A simple question about clockWhat happens if we delay the enabling of Clock signal?
Delay circuit in clock recovery from a Mancheter code[救命]关于一个pcb上用2个crystal for clock input
相关话题的讨论汇总
话题: clock话题: block话题: question话题: digital话题: design
进入EE版参与讨论
1 (共1页)
l**p
发帖数: 290
1
If block A has clock A and block B has clock B.
Clock A and clock B have different frequencies.
What do you do to move a 16-bit data from block A to block B?
请有经验的大侠指教一下。谢谢!
m*******i
发帖数: 104
2
classic interview question.
Depending on the speed of the two clocks, you could have different solutions.
A general solution is using FIFO.
T******T
发帖数: 3066
3
Couple of ways:
Best way:
1) Use 16 bit x N deep Async FIFO with CLKA as input clk, CLKB as
output clk.
more complicated way, but less gates:
2) Use a handshake mechanism, send a REQ signal from A->B
(synchronized),
hold the databus, then wait for an ACK to sync back to A domain before
proceeding to update the databus.
Bad way:
3) Gray code the databus, then send the full 16bits from A-domain
through 2-3 stages of meta flops for each bit to B-domain.
A***J
发帖数: 478
4
哈哈,我这个问题也被问过
1 (共1页)
进入EE版参与讨论
相关主题
[救命]关于一个pcb上用2个crystal for clock input问个关于FIFO的问题
ISE的map error 求教frequency synthesizer里的PLL和clock recovery里的PLL相比
Design Compiler clock tree综合求教A simple question about clock
Quartus II的Timing Analyzer求教Delay circuit in clock recovery from a Mancheter code
请教两个synchronizer的问题alarm clock天线
问个digital 的面试题 (CDC)how can we achieve 50% duty cycle from a non-50% clock
请教一个verilog codejitter 是咋 involve到max time的公式里面?
问个interview问题问一个面试问题?
相关话题的讨论汇总
话题: clock话题: block话题: question话题: digital话题: design