由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
SanFrancisco版 - Digital/Mixed Signal Design Engineer 加州
相关主题
Design verification engineer needed求内推: 数电ASIC Design, Verification,Validation,Appl
求工作,EE同学们,我被Lay Off了
【JOBS广告专栏】11、12月份求职、空缺广告EE工作不要太好找。会写verilog的年薪15万都招不到人 (转载)
FPGA engineer, analog design (Serdes) engineer, analog design (SRAM) engineer and IC layout engineerSenior Field Applications Engineer
Engineer positions open【JOBS】Electronics Test Development Engineer
高通内推QUALCOMM WiFi Design Lead Principal 200KUSD+【JOBS】10.16-》10.31
Job Openings in Top Semiconductor CompanyEE contract job in Bay area (转载)
【JOBS】06.16 -- 07.15immediate opening for Digital Design Verification Engineer
相关话题的讨论汇总
话题: design话题: digital话题: 8226话题: fpga话题: knowledge
进入SanFrancisco版参与讨论
1 (共1页)
s******e
发帖数: 52
1
有意者请给我发消息
Digital/Mixed Signal Design Engineer
Seeking a highly motivated and innovative digital/mixed signal design
engineer with strong theoretical and practical background in digital
circuits and FPGA design. Candidate with be part of a team responsible for
development of next generation AC/DC power management product and emulation
systems.
PRIMARY RESPONSIBILITIES
• Design and RTL coding of power management controller on FPGAs
from concept to production.
• Defining detailed test plan and implementing verilog simulation
testcases to verify design functionality.
• Debug product, test and resolve design issues on hardware
platforms
ESSENTIAL KNOWLEDGE AND SKILLS
• Proficient in Verilog, HDL language and FPGA
• Knowledge verification methodologies (VCS simulator, UVM/OVM).
• Hands on Experience with bringup of FPGA designs
• Knowledge of ASIC and FPGA design flows is desirable.
• Proficiency in C/C++ and scripting languages is a plus.
REQUIREMENTS:
Education:
BSEE required – MSEE preferred with emphasis on Digital Integrated Circuit
(IC) Design.
Experience:
MSEE or minimum 2+ years in Digital IC Design, some high voltage AC/DC
technical experience is preferable.
1 (共1页)
进入SanFrancisco版参与讨论
相关主题
immediate opening for Digital Design Verification EngineerEngineer positions open
招人,NCG 也欢迎,本人就是Hiring Manager高通内推QUALCOMM WiFi Design Lead Principal 200KUSD+
招人:SoC Physical Design EngineerJob Openings in Top Semiconductor Company
EE方向的engineer找事情做 (转载)【JOBS】06.16 -- 07.15
Design verification engineer needed求内推: 数电ASIC Design, Verification,Validation,Appl
求工作,EE同学们,我被Lay Off了
【JOBS广告专栏】11、12月份求职、空缺广告EE工作不要太好找。会写verilog的年薪15万都招不到人 (转载)
FPGA engineer, analog design (Serdes) engineer, analog design (SRAM) engineer and IC layout engineerSenior Field Applications Engineer
相关话题的讨论汇总
话题: design话题: digital话题: 8226话题: fpga话题: knowledge