由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
EE版 - [包子答谢]Razavi一篇paper里的amplifier,死活不会求pole了
相关主题
大家用什么型号的Transimpedance amplifier 测量太阳电池的量子效率?大家对把CMOS IC应用到生物的前景有什么看法?
做RF design强的学校有哪些?毕业卖专业书 电路设计
Analog CMOS circuit design by razavi龙芯 paper on ISSCC
有前辈推荐IC design的书吗想自学CMOS工艺和design,有什么入门的书可以推荐吗?
请问上那里去找CMOS Analog Circuit Design 的solution招学生,招博士后
土问 JSSC ISSCC的影响因子都是多少啊Razavi <模拟CMOS集成电路设计>求助一个公式
请问高速CMOS分频电路设计为什么DSLR用的CMOS芯片难做?
想找一本高级模拟应用电路的书。。。大家觉得像我这样背景的以后适合干什么? (转载)
相关话题的讨论汇总
话题: c1话题: cp话题: vx话题: c2话题: pole
进入EE版参与讨论
1 (共1页)
m**a
发帖数: 464
1
各位大牛,求问一个pole怎么解。
电路很巧妙,推导了之后求transimpedance gain什么的都挺简单的,但我就是不会求
这个pole了。
原paper里只是直接说了一句3dB BW在(1+A)gm/C2.
有一篇斯坦福的论文引用了这篇文章,推了很复杂的一堆,我觉得应该没这么难呀,解
一堆二次方程什么的。
原paper:
B. Razavi, “A 622Mb/s 4.5pA/√Hz CMOS transimpedance amplifier,”
ISSCC Tech. Digest,San Francisco, CA, Feb. 7-9, 2000, pp. 162-163.
斯坦福的paper:
A 56MΩCMOS TIA for MEMS Applications
电路在附件
先说谢谢了
h********t
发帖数: 555
2
Assuming the poles of the OpAmp and 1/(Cload*Rd) are located at high
frequency, then 3db bandwidth of the circuit you are showing is determined
by R and C of the node vx.
if you ignore cp, (assume cp is 0), the output resistance looking into vx is
1/((1+A)*gm). Capacitance load is C2. pole = 1/RC=(1+A)gm/C2
Note: if we ignore Cp, the equivalent load capacitance to Vx is C2 only. The
reason is simple. if you apply at test current source at vx, the current
won't go to C1, because it is assumed Isig has infinite output impedance. So
, C1 does not load Vx node.
what if we must include Cp? Then C1 and Cp will also load Vx.
the output resistance looking into vx is (C1+Cp)/C1 *[1/((1+A)*gm)].
This is because Cp reduces the loop gain by a factor of (C1+Cp)/C1 , so
output resistance increases by a factor of (C1+Cp)/C1 .
capacitive load at vx becomes C2 + C1*Cp/(C1+Cp)
3db pole = 1/RC=(1+A)gm/[(C1C2+C1Cp+C2Cp)/C1]
if Cp -->0, it becomes (1+A)gm/C2
m**a
发帖数: 464
3
谢谢大牛,包子已发:)

determined
is
The
So

【在 h********t 的大作中提到】
: Assuming the poles of the OpAmp and 1/(Cload*Rd) are located at high
: frequency, then 3db bandwidth of the circuit you are showing is determined
: by R and C of the node vx.
: if you ignore cp, (assume cp is 0), the output resistance looking into vx is
: 1/((1+A)*gm). Capacitance load is C2. pole = 1/RC=(1+A)gm/C2
: Note: if we ignore Cp, the equivalent load capacitance to Vx is C2 only. The
: reason is simple. if you apply at test current source at vx, the current
: won't go to C1, because it is assumed Isig has infinite output impedance. So
: , C1 does not load Vx node.
: what if we must include Cp? Then C1 and Cp will also load Vx.

1 (共1页)
进入EE版参与讨论
相关主题
大家觉得像我这样背景的以后适合干什么? (转载)请问上那里去找CMOS Analog Circuit Design 的solution
招一名Principal / Staff engineer for Analog/Mixed Signal IC Design土问 JSSC ISSCC的影响因子都是多少啊
MEMS博士工作求指教请问高速CMOS分频电路设计
EE 的 RF 方向 前景好迷茫想找一本高级模拟应用电路的书。。。
大家用什么型号的Transimpedance amplifier 测量太阳电池的量子效率?大家对把CMOS IC应用到生物的前景有什么看法?
做RF design强的学校有哪些?毕业卖专业书 电路设计
Analog CMOS circuit design by razavi龙芯 paper on ISSCC
有前辈推荐IC design的书吗想自学CMOS工艺和design,有什么入门的书可以推荐吗?
相关话题的讨论汇总
话题: c1话题: cp话题: vx话题: c2话题: pole