由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
EE版 - How to generate independent and equiprobable inputs with switching activity of 0.5 in Verilog
相关主题
请教: Artisan SRAM generator 的 综合问题需要一个high power,high current的pulse generator,哪里能找到?
[help] 想找个simulation package有没有人有兴趣做generator simulation,有报酬
请教为什么这个verilog程序,Synplify老是报警,说MOSI输入信号未用呀?/谢谢!!!求助!switch cap ckt simulation中需要得出电压和温度的曲线?
求助加讨论:面试时候问的Verilog题目请教如何在matlab上模拟一个简单的wireless network.
TI summer internSensor network simulator
关于在HSPICE下使用Verilog-A自带随机数函数的问题conditional stable
求助: Multiple Radar targets generationCadence corner simulations
怎么产生随机数?AMS simulator in Cadence Virtuoso ADE
相关话题的讨论汇总
话题: switching话题: verilog话题: activity话题: generate
进入EE版参与讨论
1 (共1页)
w*****r
发帖数: 348
1
switching activity is defined as the toggle rate of the input during the
simulation. Any suggestions? Thanks in advance.
s*****o
发帖数: 22187
2
Could you please further explain what "equiprobable" and "0.5 switching
activity" mean?

【在 w*****r 的大作中提到】
: switching activity is defined as the toggle rate of the input during the
: simulation. Any suggestions? Thanks in advance.

w*****r
发帖数: 348
3
I am not sure what equiprobable mean either. I assume we can ignore it right
now.
Suppose there are 1000 clock cycles in the simulation.
The times of a signal switches from 0 to 1 and 1 to 0 should be 500, so its
switching activity is 0.5. It can also be understood as toggle rate.
s*****o
发帖数: 22187
4
I guess I know what you mean now.

right
its

【在 w*****r 的大作中提到】
: I am not sure what equiprobable mean either. I assume we can ignore it right
: now.
: Suppose there are 1000 clock cycles in the simulation.
: The times of a signal switches from 0 to 1 and 1 to 0 should be 500, so its
: switching activity is 0.5. It can also be understood as toggle rate.

s*****o
发帖数: 22187
5
Maybe you can generate a random number in [0,1] (call it R(n)) for each
cycle (n=# of cycles);
if R(n)<0.5 Data(n)=Data(n-1);
else Data(n)=!Data(n-1);
Sorry I am not familiar with verilog coding. Just my 2 cents.
1 (共1页)
进入EE版参与讨论
相关主题
AMS simulator in Cadence Virtuoso ADETI summer intern
opnet 和 NS2关于在HSPICE下使用Verilog-A自带随机数函数的问题
Re: VLSI and Cadence求助: Multiple Radar targets generation
Re: 给推荐两本好书吧(VHDL/Verilog)怎么产生随机数?
请教: Artisan SRAM generator 的 综合问题需要一个high power,high current的pulse generator,哪里能找到?
[help] 想找个simulation package有没有人有兴趣做generator simulation,有报酬
请教为什么这个verilog程序,Synplify老是报警,说MOSI输入信号未用呀?/谢谢!!!求助!switch cap ckt simulation中需要得出电压和温度的曲线?
求助加讨论:面试时候问的Verilog题目请教如何在matlab上模拟一个简单的wireless network.
相关话题的讨论汇总
话题: switching话题: verilog话题: activity话题: generate