由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
JobMarket版 - 北京清华科技园Nufront公司招聘RFIC Senior Engineer
相关主题
Senior RFIC_DesignerMarvell RF/Analog Engineer Open in San Jose
Analog Circuit Design Engineer - Large IC company -- San Jose, CAXilinx openning
RF Engineer求内推,今年12月毕业求建议Bay area entry level analog IC design engineer available
Job opening: Member of Research Staff - 1Job opening for hardware engineer in Milpitas, CA
Member of Research Staff – RF Front-end/PAHardware Engineer - RF Design northen VA
Some mainland china positions (转载)求审稿机会,可帮内推
RFIC/analog design engineer job open - bay areaGE Healthcare - Image Quality Scientist - Salt Lake City
RFIC/analog design engineer job open - bay areaRFIC design position in Shanghai
相关话题的讨论汇总
话题: rfic话题: design话题: 61656话题: rf话题: nufront
进入JobMarket版参与讨论
1 (共1页)
c*******e
发帖数: 65
1
帮国内朋友发帖。谢谢~
Senior RF IC Designer ---- Nufront
Experienced RFIC designer contributed as a project leader of the RFIC
development group in Nufront, Beijing or Shanghai, China. The Chip design
focus is wireless radio transceiver for cellular systems. Experience in CMOS
RF& analog IC design is required. Knowledge of CMOS RF and analog IC debug
& characterization, device modeling, and design challenges in scaled CMOS
technologies as well as a strong academic and industry background is
strongly preferred.
Responsibilities:
 Design of high performance RFIC products for wireless cellular and
networking applications
 Design and implementation of topologies including but not limited
to: - Low Noise Amplifiers & Quadrature Down-Mixers
- RF LC VCO's and PLL
- Frequency dividers & LO generation
- Transmit modulators and Power amplifiers/drivers
- Polar loop and/or Translational loop transmitters
 Design of RFIC in commercial/standard CMOS technologies for mass
production
 Conducting circuit simulations for design validation over PVT
 Design and validation of calibration and test algorithms
2
 RFIC layout and/or oversight of layout (ESD and Isolation)
 Integration, test, and debug of IC subsystems at top-level
 Bench debug, test, and characterization of RFIC
Qualifications:
--- Over 5 years of experiences in RFIC design
--- Have the succeeded design experience in cellular systems (GSM/EDGE, CDMA
, WCDMA,TD-SCDMA, LTE ) and the experience of over 2 RFIC products
--- Familiar with the Digital RF interface (Controller and PHY)
--- Demonstrate the ability to design commercially viable products and the
ability to make power, area and performance trade-off
--- Be proficient with simulation tools (Cadence, Spectre, SpectreRF, ADS,
GoldenGate, MMSIM etc.)
--- In-depth understanding of transceiver system design issues
Education:
* MSEE or PhD (with emphasis on RF related fields)
About Nufront:
www.nufront.com
If you wish to apply to Nufront please send your resume (in DOC or PDF
format) to l*****[email protected]
1 (共1页)
进入JobMarket版参与讨论
相关主题
RFIC design position in ShanghaiMember of Research Staff – RF Front-end/PA
Job openning in a promising sillicon valley startup (转载)Some mainland china positions (转载)
Qualcomm RFIC InternshipRFIC/analog design engineer job open - bay area
Sr. Analog/Mixed Signal IC Designer OpeningsRFIC/analog design engineer job open - bay area
Senior RFIC_DesignerMarvell RF/Analog Engineer Open in San Jose
Analog Circuit Design Engineer - Large IC company -- San Jose, CAXilinx openning
RF Engineer求内推,今年12月毕业求建议Bay area entry level analog IC design engineer available
Job opening: Member of Research Staff - 1Job opening for hardware engineer in Milpitas, CA
相关话题的讨论汇总
话题: rfic话题: design话题: 61656话题: rf话题: nufront