由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
JobHunting版 - 【工作机会】Principle Engr – Analog/Mixed Signal Design
相关主题
【工作机会】SERDES system architect in Silicon ValleySignal Integrity Engineering Manager in Singapore (转载)
面试建议加祝福EE Applications Engineer Position in Southern California
[Job Opening] Embedded Ethernet Switching Software Applications Engineer诚聘做高速 IO (SERDES)的优秀人才
LinkedIn open engring positionsSignal Integrity Characterization Engineer needed.
analog design engineer job opportunityOpenings in mutiple VLSI areas
netlogic opening - physical design engineer in CPU groupVLSI job opening at Santa Clara
Mixed Signal Design Engineer Opening in SINGAPORE招system engineer (dsp方向), 湾区
[Job Opening] RF EE Design EngineerPower Management IC design openings
相关话题的讨论汇总
话题: 8226话题: design话题: experience话题: signal话题: analog
进入JobHunting版参与讨论
1 (共1页)
s*******u
发帖数: 692
1
Principle Engineer – Analog/Mixed Signal Design - in Portland
Experience:
• MSEE or PHD with minimum of 12+ years experience in deep sub-micron
analog/mixed signal circuit design
• High speed and analog circuit design experience including one or
more of the
following: PLLs, DLLs, ADC/DAC, LDO, high-speed custom transceiver, Serdes,
clock and data recovery, DDRx/LPDDRx driver or receiver.
• Knowledge & hands-on experience with one or more of the following IO
protocols: PCIe, SATA, USB, SGMII, Interlaken, 10G Base–KR, CEI, FC, XAUI,
XPON, DDR3/4, LPDDR3/4, Intel PIPE 3.0 and above.
• A track record in delivering high volume commercial products from
architecture definition to post-silicon product qualification, & working
knowledge in industry best practices
• Previous experience in TSMC/UMC’s 40nm process or more advanced
node,
PI/SI & channel analysis, and Hard IP’s SoC/system integration & validation
flow is a strong plus.
• Past experience in supporting deal acquisition and external customer
engagement is a must.
Skill:
• Strong fundamental in circuit theory, design and layout
• Knowledge in digital signal processing, control theory, system
behavior modeling with matlab/IBIS-AMI or Verilog/Verilog-A, and IO’s
training algorithm is a strong plus
• Creative design and problem solving ability delivering the highest
level result across power, performance and area
• Experience in Cadence, HSPICE design flow, static timing analysis,
and analogmixed signal behavior modeling and verification
• Strong communication and presentation skills. Ability to work
independently with local and international teams under different time zone
and language background.
• Ability to work across all functional levels. Highly disciplined and
self-motivated.
Able to support occasional domestic or international travel per business
requirement.
请站内或者Email [email protected]
1 (共1页)
进入JobHunting版参与讨论
相关主题
Circuit design position in Silicon Valleyanalog design engineer job opportunity
求MS/Cisco/Qualcomm/ refernetlogic opening - physical design engineer in CPU group
[Apple Jobs] Silicon Engineering - CAD,VLSI, IP, etcMixed Signal Design Engineer Opening in SINGAPORE
offer 选择 (转载)[Job Opening] RF EE Design Engineer
【工作机会】SERDES system architect in Silicon ValleySignal Integrity Engineering Manager in Singapore (转载)
面试建议加祝福EE Applications Engineer Position in Southern California
[Job Opening] Embedded Ethernet Switching Software Applications Engineer诚聘做高速 IO (SERDES)的优秀人才
LinkedIn open engring positionsSignal Integrity Characterization Engineer needed.
相关话题的讨论汇总
话题: 8226话题: design话题: experience话题: signal话题: analog