由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
JobHunting版 - netlogic opening - physical design engineer in CPU group
相关主题
招人 - Sr. Physical Design EngineerJob Opening in Broadcom: Principal Design Engineer - Accelerator expert
内推Principal IC Design Engineer (power team) (backend)Digital/Mixed Signal Design Engineer 加州
[Campbell, CA] Hiring Sr. Physical Design EngineerNetlogic looking for 4 cpu verification engineers
招人:SoC Physical Design EngineerSignal Integrity Characterization Engineer needed.
招人,NCG 也欢迎,本人就是Hiring Manager数电ASIC求内推,Design, Verification,Validation,Application
VLSI job opening at Santa ClaraASIC Design Job Openings: Broadcom, Bay Area
Circuit design position in Silicon Valley如何成为一个full stack 硅工呢?
Job Opening in Broadcom: Principal Logic Design Engineer - SATA Expert有个金融公司好多职位现在正在招人。我可以refer 大家。
相关话题的讨论汇总
话题: design话题: physical话题: rtl话题: able话题: cpu
进入JobHunting版参与讨论
1 (共1页)
f*********r
发帖数: 674
1
今天manager突然说可以找fresh grad. 如果觉得fit的话, 跟我联系
This position requires an understanding of RTL to GDS flows, CMOS device
operation and advanced layout rules.
Responsibilities:
Ownership of design floor planning, synthesis, DFT, place and route,
clock and power distribution, static timing analysis, signal integrity
analysis, physical verification.
Use circuit design skills to verify clock and power implementation.
Contribute to developing physical design methodologies and RTL to GDS
flow automation.
Requirements:
BSEE, MSEE Preferred
7+ years directly related physical design expertise in state of the art
ICs with emphasis on VLSI physical design and methodology on 90, 65 or
45 nanometer process nodes.
A solid understanding of digital circuit design and Verilog.
Basic understanding for circuit design of custom macro blocks such as
RAMs, Register Files, CAMs, high-speed IO drivers and other IP cells.
Power user of place and route tools such as Atoptech, ICC, Magma or
Cadence SOCe
Able to identify, extract and simulate critical paths using Hspice.
Able to create schematics from RTL for semi-custom designs.
Strong hands on familiarity with Design Compiler, Calibre, Hspice, LEC,
Formality, Primetime SI, Redhawk and StarRC preferred.
Proficiency using Perl, TCL.
Able to work in a small team environment.
Must have a proven track record of delivering tape-out quality GDSII
with silicon success.
f*********r
发帖数: 674
2
ignore the experience part... i just directly copied from company website
s**********8
发帖数: 155
3
顶~~

【在 f*********r 的大作中提到】
: 今天manager突然说可以找fresh grad. 如果觉得fit的话, 跟我联系
: This position requires an understanding of RTL to GDS flows, CMOS device
: operation and advanced layout rules.
: Responsibilities:
: Ownership of design floor planning, synthesis, DFT, place and route,
: clock and power distribution, static timing analysis, signal integrity
: analysis, physical verification.
: Use circuit design skills to verify clock and power implementation.
: Contribute to developing physical design methodologies and RTL to GDS
: flow automation.

L***o
发帖数: 77
4
别的职位可以吗?谢谢

【在 f*********r 的大作中提到】
: 今天manager突然说可以找fresh grad. 如果觉得fit的话, 跟我联系
: This position requires an understanding of RTL to GDS flows, CMOS device
: operation and advanced layout rules.
: Responsibilities:
: Ownership of design floor planning, synthesis, DFT, place and route,
: clock and power distribution, static timing analysis, signal integrity
: analysis, physical verification.
: Use circuit design skills to verify clock and power implementation.
: Contribute to developing physical design methodologies and RTL to GDS
: flow automation.

1 (共1页)
进入JobHunting版参与讨论
相关主题
有个金融公司好多职位现在正在招人。我可以refer 大家。招人,NCG 也欢迎,本人就是Hiring Manager
job opening - Power Electronics Engineer (转载)VLSI job opening at Santa Clara
job opening - Analog and Mixed Signal IC Design Engineer (转载)Circuit design position in Silicon Valley
工作帖 - Job Opening, Houston (转载)Job Opening in Broadcom: Principal Logic Design Engineer - SATA Expert
招人 - Sr. Physical Design EngineerJob Opening in Broadcom: Principal Design Engineer - Accelerator expert
内推Principal IC Design Engineer (power team) (backend)Digital/Mixed Signal Design Engineer 加州
[Campbell, CA] Hiring Sr. Physical Design EngineerNetlogic looking for 4 cpu verification engineers
招人:SoC Physical Design EngineerSignal Integrity Characterization Engineer needed.
相关话题的讨论汇总
话题: design话题: physical话题: rtl话题: able话题: cpu