由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
JobHunting版 - 招人 - Sr. Physical Design Engineer
相关主题
[Campbell, CA] Hiring Sr. Physical Design EngineerJob Opening in Broadcom: Principal Design Engineer - Accelerator expert
netlogic opening - physical design engineer in CPU groupDigital/Mixed Signal Design Engineer 加州
招人:SoC Physical Design Engineerjob opening - Analog Test Engineer (转载)
招人,NCG 也欢迎,本人就是Hiring Manager下周高通onsite面试Hardware Characterization Engineer,求建议,灰 常感谢!!!
内推Principal IC Design Engineer (power team) (backend)job opening - Wireless communication designer (转载)
ASIC Design Job Openings: Broadcom, Bay AreaHiring Experienced Logic Designers (Nvidia)
multiple openings in ASIC design(Santa Clara) (转载)数电ASIC求内推,Design, Verification,Validation,Application
Job Opening in Broadcom: Principal Logic Design Engineer - SATA Expert如何成为一个full stack 硅工呢?
相关话题的讨论汇总
话题: design话题: physical话题: power话题: experience话题: synthesis
进入JobHunting版参与讨论
1 (共1页)
f********e
发帖数: 325
1
The successful candidate will join a highly talented, dynamic group of
engineers within Power Conversion Business Group to develop state of the art
AC/DC power control and solid state lighting control products. Individual
in this role is responsible for all aspect of digital physical design and
implementation from RTL to GDS design flow covering Place & Route and other
digital backend functions including synthesis, STA, DFT and LEC.
RESPONSIBILITIES:
. Lead the development of all aspects of the physical design flow from
netlist to GDS tape out including floor planning, place and route, clock
tree synthesis, timing closure and physical verification
. Work closely with front end designer to develop timing constraints and DFT
strategy, perform synthesis, ATPG and logic equivalent checking
. Drive physical design methodologies to achieve higher performance designs
and productivity enhancements through automation
. Work closely with analog and layout engineers on chip level floor plan and
integration.
. Conduct ECO flow for metal change re-spin
KNOWLEDGE, SKILLS:
. Minimum 8 years of experience with BSEE or 5 years of experience with MSEE
. Must have a proven track record of delivering tape-out quality GDSII with
silicon success
. Solid understanding of digital circuit design and Verilog.
. Solid understanding of digital design timing, physical synthesis and low
power design techniques.
. Power user of place and route tools such as ICC, Magma/Talus.
. Power user of Design Compiler, Primetime, Calibre.
. Experience with ASIC test methodologies including scan-insertion, ATPG and
logic BIST.
. Experience with logic equivalent checking and metal change ECO flow.
. Strong scripting skills with industry standard languages such as Perl,
Python and Tcl.
. Self-motivated and service-minded.
. Ability to work both independently and part of a team
. Excellent interpersonal, organizational and communications skills
Location: Campbell CA
站内信件联系
1 (共1页)
进入JobHunting版参与讨论
相关主题
如何成为一个full stack 硅工呢?内推Principal IC Design Engineer (power team) (backend)
有个金融公司好多职位现在正在招人。我可以refer 大家。ASIC Design Job Openings: Broadcom, Bay Area
job opening - Power Electronics Engineer (转载)multiple openings in ASIC design(Santa Clara) (转载)
job opening - Analog and Mixed Signal IC Design Engineer (转载)Job Opening in Broadcom: Principal Logic Design Engineer - SATA Expert
[Campbell, CA] Hiring Sr. Physical Design EngineerJob Opening in Broadcom: Principal Design Engineer - Accelerator expert
netlogic opening - physical design engineer in CPU groupDigital/Mixed Signal Design Engineer 加州
招人:SoC Physical Design Engineerjob opening - Analog Test Engineer (转载)
招人,NCG 也欢迎,本人就是Hiring Manager下周高通onsite面试Hardware Characterization Engineer,求建议,灰 常感谢!!!
相关话题的讨论汇总
话题: design话题: physical话题: power话题: experience话题: synthesis