Cadence 里面的Graphic Interface是用什么软件写的？ - EE版 - 未名存档

本页内容为未名空间相应帖子的节选和存档，一周内的贴子最多显示50字，超过一周显示500字访问原贴

EE版 - Cadence 里面的Graphic Interface是用什么软件写的？

相关主题
● 怎么在家里的windows下做电路仿真？	● 请教如何做FPGA的门级功耗估计？
● from schematic to layout	● spectre netlist
● 请教circuit simulation的两个问题	● 将verilog netlist导入SoC Encounter求助
● fpga, 请高手赐教	● gate-level simulation
● 古怪的SPICE问题	● 救个急，谁帮我跑跑这个电路
● 问题求助：spectre, wavescan, netlist, current measurement等	● 请教一个关于calibre lvs的问题
● ASIC design frontend vs backend	● How to generate HSPICE netlist from RTL code (or its synthesized netlist)?
● 问个oscillator仿真的问题	● 如何仿真spectre netlist?

相关话题的讨论汇总
话题: cadence话题: graphic话题: netlist话题: interface话题: capture

进入EE版参与讨论

1

(共1页)

p***e 发帖数: 472	1 For example, Cadence Capture. What software does it use to convert the graphic design into netlist? thanks.
c*********6 发帖数: 858	2 You can export the netlist from the schematics in the Cadence Capture. The netlist is just a file that shows how the components interconnect.
f*****0 发帖数: 489	3 poppe was asking a different question.

1

(共1页)

进入EE版参与讨论

相关主题
● 如何仿真spectre netlist?	● 古怪的SPICE问题
● Spice netlist和 Pspice netlist, Spectre netlist有哪些区别？	● 问题求助：spectre, wavescan, netlist, current measurement等
● Design Compiler综合FPGA问题	● ASIC design frontend vs backend
● Design Compiler .sdf文件问题	● 问个oscillator仿真的问题
● 怎么在家里的windows下做电路仿真？	● 请教如何做FPGA的门级功耗估计？
● from schematic to layout	● spectre netlist
● 请教circuit simulation的两个问题	● 将verilog netlist导入SoC Encounter求助
● fpga, 请高手赐教	● gate-level simulation

相关话题的讨论汇总
话题: cadence话题: graphic话题: netlist话题: interface话题: capture

未名新帖统计// 7月16日

#	版面	帖数(主题数)
-	全站	4871 (796)
1	Military	3777 (569)
2	Stock	341 (51)
3	Joke	117 (17)
4	History	116 (3)
5	Automobile	100 (9)
6	USANews	55 (9)
7	Midlife	45 (1)
8	Headline	41 (41)
9	Dreamer	33 (13)
10	FleaMarket	32 (20)
11	Living	30 (7)

* 这里只显示发帖超过25的版面，努力灌水吧:-)