由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
EE版 - Openings of digital circuits design in bay area
相关主题
Job opennings in Santa Clara/Silicon Vallely area (digital/SRAM circuits design)job opening - Analog and Mixed Signal IC Design Engineer
Opening of Circuit Design Engineer position at a Silicon Va (转载)BAE Milpitas CA needs IC verification engineer
随便一个analog IC design engineer的job requirement都是这样的。。。Memory design engineer onsite 求复习建议。。
CAD tools ENGINEEREntry, middle level EE job opening (ECG signal processing) at Pittsburgh
Senior CAD Engineer, also have NCG position (转载)女生MSEE, EE内方向学的有点杂,找工作,求解惑,求定位
Job Opening for Layout Physical Verification Engineerjobs openings: IC design front end, back end, test 和produ
求指点,找工作还是转行?[JOB OPENINGS] 南加州IC公司
如何成为一个full stack 硅工呢?Skyworks San Jose site 正在招RF Validation and Test Engine
相关话题的讨论汇总
话题: design话题: layout话题: knowledge话题: cmos
进入EE版参与讨论
1 (共1页)
l********g
发帖数: 68
1
帮朋友转到版上,感兴趣的请直接和他联系。
Email: s*******[email protected]
Position Title: Junior Circuit Design Engineer (0-4 years’ experience)
Description/
Qualifications: RESPONSIBILITIES:
- High performance, low power custom circuit design in Digital-IP.
- Design, optimization, simulation and characterization of custom digital
circuits.
- Logic equivalence checking and transistor level function verification.
- 6T/8T/10T sram design.
- Library cells and datapath cells design.
- Knowledge of multi-port RF, ROM, CAM, TLB, L1/L2 cache design.
- Understanding device physics and parasitics.
- Layout floor planning and supervision.
MINIMUM REQUIREMENTS:
- BSEE minimum, MSEE preferred.
- Strong background in deep submicron CMOS process and device. 45nm and
beyond is preferred
- Good knowledge in high speed and low power circuit design techniques
- Familiar with Hspice, hsim, XA, Nanosim and other simulation tools
- Perl, C/C++ programming skills
- Experience in circuit simulation, schematic capture and layout
verification CAD tools.
- Must be a team player with effective written and verbal communication
skills.
- Must be able to learn quickly and work independently
############################################################################
###############################
Position Title: Junior Mask Design Engineer (0-4 years’ experience)
Description/
Qualifications: JOB DESCRIPTION / QUALIFICATIONS:
- Perform physical layout for standard cells, embedded SRAM macros and
custom modules in deep sub-micron CMOS process.
- Cell level and macro level layout floor-planning
- Layout verification including LVS, DRC and ERC.
- Layout data version control and frame-view generation.
MINIMUM REQUIREMENTS:
- BSEE or equivalent.
- Familiar with Cadence design environment.
- Proficient in physical verification (DRC/LVS) tool.
- Knowledge of CMOS transistor devices.
- Knowledge of Unix system and commands.
- Place and Route knowledge a plus.
- Perl or unit shell programming a plus.
- Be a good team player with effective written and verbal communication
skills.
############################################################################
###############################
1 (共1页)
进入EE版参与讨论
相关主题
Skyworks San Jose site 正在招RF Validation and Test EngineSenior CAD Engineer, also have NCG position (转载)
【工作机会】加州Verification Engineer (转载)Job Opening for Layout Physical Verification Engineer
【工作机会】加州HW/FPGA Validation Engineer (转载)求指点,找工作还是转行?
PCB Allegro DRC Error!如何成为一个full stack 硅工呢?
Job opennings in Santa Clara/Silicon Vallely area (digital/SRAM circuits design)job opening - Analog and Mixed Signal IC Design Engineer
Opening of Circuit Design Engineer position at a Silicon Va (转载)BAE Milpitas CA needs IC verification engineer
随便一个analog IC design engineer的job requirement都是这样的。。。Memory design engineer onsite 求复习建议。。
CAD tools ENGINEEREntry, middle level EE job opening (ECG signal processing) at Pittsburgh
相关话题的讨论汇总
话题: design话题: layout话题: knowledge话题: cmos