由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
EE版 - Senior CAD Engineer, also have NCG position (转载)
相关主题
Openings of digital circuits design in bay areaPhd position in Uppsala University
Job opennings in Santa Clara/Silicon Vallely area (digital/SRAM circuits design)intel chip 的 defect , 知道的分析一下
随便一个analog IC design engineer的job requirement都是这样的。。。PCB Allegro DRC Error!
CAD tools ENGINEER 请教: 从物理转到EE的问题
求指点,找工作还是转行?If the Pathmill fails
如何成为一个full stack 硅工呢?哪位大侠能给个 library呀?
Job opening in LA: Senior ASIC Design Engineer/ Group LeaderJob Opening for Layout Physical Verification Engineer
请教怎么calibrate照片的scaleEE的工作很难找呀
相关话题的讨论汇总
话题: cad话题: engineer话题: senior话题: developing话题: ncg
进入EE版参与讨论
1 (共1页)
m*****t
发帖数: 3477
1
【 以下文字转载自 Working 讨论区 】
发信人: azurelan (azure), 信区: Working
标 题: Senior CAD Engineer, also have NCG position
发信站: BBS 未名空间站 (Tue Mar 30 19:11:19 2010, 美东)
Senior CAD Engineer
In this position, the individual will be responsible for developing/
supporting physical verification rule decks (LVS/DRC/ERC) for the layout
group, completing placement and routing flow/methodology development,
developing/supporting/calibrating parasitic extraction flow for design
groups, developing the CAD flow for memory
1 (共1页)
进入EE版参与讨论
相关主题
EE的工作很难找呀求指点,找工作还是转行?
Intel Job Openings (转载)如何成为一个full stack 硅工呢?
Memory design engineer onsite 求复习建议。。Job opening in LA: Senior ASIC Design Engineer/ Group Leader
PCB问题请教怎么calibrate照片的scale
Openings of digital circuits design in bay areaPhd position in Uppsala University
Job opennings in Santa Clara/Silicon Vallely area (digital/SRAM circuits design)intel chip 的 defect , 知道的分析一下
随便一个analog IC design engineer的job requirement都是这样的。。。PCB Allegro DRC Error!
CAD tools ENGINEER 请教: 从物理转到EE的问题
相关话题的讨论汇总
话题: cad话题: engineer话题: senior话题: developing话题: ncg